

I hereby certify that this correspondence  
is being deposited in the United States  
Postal Services as First Class Mail in an  
envelope addressed to:

Assistant Commissioner for Patents  
Washington, D.C. 20231

  
Attorney for Applicant

Date: 4 June 2002

Patent  
DB000575-015

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

<b>Applicant(s):</b>	Keeth, et al.	)	<b>Examiner:</b>	Tran, M.
<b>Serial No.:</b>	09/899,977	)	<b>Art Unit:</b>	2818
<b>Filed:</b>	6 July 2001	)		
<b>Entitled:</b>	256 MEG DYNAMIC RANDOM ACCESS MEMORY			

**THIRD PRELIMINARY AMENDMENT**

Preliminary to the examination of the above-identified application, please amend the claims as follows.

167[166]. (Once Amended) The memory of claim 70 wherein said array is organized into rows and columns to form a plurality of individual arrays, and wherein said plurality of individual arrays is organized into a plurality of array blocks, and wherein said plurality of peripheral devices includes a plurality of sense amplifiers positioned between adjacent rows of individual arrays and a plurality of row decoders positioned between adjacent columns of individual arrays.

168[167]. (Once Amended) The memory of claim 167[166] wherein each of said plurality of individual arrays includes digitlines extending therethrough and into said sense amplifiers, and wherein said array blocks include I/O lines running between adjacent rows of individual arrays and through said sense amplifiers, said sense amplifiers including circuits for transferring signals on said digitlines to said I/O lines.

169[168]. (Once Amended) The memory of claim 70 wherein said array of memory cells is organized into a plurality of array blocks, said memory additionally comprising a power distribution bus including a first plurality of conductors forming a web around each of said array blocks and a second plurality of conductors extending from said web to form a grid within each of said array blocks.